The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Reliability and timeliness are two essential requirements of successful detection of critical events in Wireless Sensor Networks (WSNs). The base station (BS) is particularly interested about reliable and timely collection of data sent by the nodes close to the ongoing event, and at that time, the data sent by other nodes have little importance. In this paper, we propose Congestion and Delay Aware...
Greedy forwarding fails due to void area, termed a hole, where no nodes can be deployed in realistic wireless sensor networks. This is known as the local minimum problem. Several schemes have been recently proposed to solve this problem. However, they have the problem that nodes, which are adjacent to the hole, have to maintain hole boundary information and an increase in hop counts due to additional...
Network reprogramming should be able to transmit a great amount of data reliably given that it transmits the codes of operating systems and execution programs. Existing studies guarantee 100% reliability using ACK retransmission or NACK transmission. However, in reality, the potential for transmission error is quite high in the sensor network field. Hence, the methods used in existing studies require...
This paper presents a low-complexity hardware design and implementation of the Skipjack algorithm using the Two Instruction Set Computer (TISC) on a Xilinx Spartan-3 FPGA. The proposed low-complexity design makes use of the TISC processor architecture with only Adder and XOR hardware ALU blocks to perform the complete Skipjack encryption onto plaintext data. The hardware architecture was verified...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.