The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A methodology is presented for predicting the phase noise of the ΣΔ Fractional-N Frequency Synthesize that is both accurate and efficient based on sampling the noise voltage in the time domain. An accurate Voltage Control Oscillator (VCO) noise model is presented, including both thermal noise and 1/f noise. The behavioral model provides a great speed-up over the transistor level simulation and an...
A current buffer compensation Low Dropout (LDO) regulator for portable applications is present in this paper. The current buffer compensation scheme is a current feedback amplifier, which provides low output impendence in order to move the non-dominant pole due to the large gate capacitance of the pass transistor of the LDO regulator to high frequency. This LDO circuit had been designed and implemented...
This paper presents a cell balancing management for battery pack. It is used for each cell in battery pack to protect pack from damages such as overheating and overvoltage taken by the different performances between different cells, it manages individual cell with CC-CV charging strategy, shunts charge current smoothly to protect every cell preferably; in order to be suitable for different charge...
Copper phthalocyanine (CuPc) based organic field-effect transistors (OFETs) with controllable threshold voltages (VTs) were demonstrated by inserting a poly(N-vinylcarbazole) (PVK) buffer layer between CuPc and SiO2. The PVK buffer layer enhances the crystallinity and improves the morphology of CuPc film, resulting in higher mobility up to 8.6 × 10-3 cm2 V-1 s-1. The VTs of the device can be changed...
This paper describes a novel bandgap reference with high PSRR over a wide frequency range. The design utilizes an internally regulated supply voltage without high gain feedback loop. Thus improve PSRR even at high frequency. Additional transistors are added to further improve supply rejection and minimize the second order effect. The circuit is implemented in 0.25 μm CMOS technology. It generates...
Both drain-side and source-side engineering by adding Nad and Pad layers to obtain a weak snapback characteristic nLDMOS are presented in this work. It is a novel method to reduce trigger voltage (Vt1) and to increase holding voltage (Vh). These efforts will be very suitable for the HV power management IC applications. Meanwhile, in this work, we will discuss trigger voltage and holding voltage distributions...
A buck converter, employing a sawtooth feedforward control circuits, is described in this paper. The circuit is simple and can be fabricated in conventional process. Measured results are presented for buck converter with-and without- feedforward control circuit. Experiment results show that the designed buck converter with feedforward control achieves well line- and load-regulation.
A CMOS capacitor-free low-dropout (LDO) voltage regulator with 0.65-1.8 V power supply is presented. Positive feedback is used to build the differential computation of the error amplifier and the positive feedback gain is less than unity to ensure the stability. The LDO is designed in TSMC 0.18 μm CMOS processes. The maximum output current of the LDO is 50 mA at an output of 0.5 V. The simulation...
Conventional solutions for dual-direction ESD protection have drawbacks in layout area (stacked unidirectional ESD clamps) and in process technology scaling (SCR-based solutions). To provide scalable protection, a new device architecture, based on a novel merged-collector dual-direction BJT-based ESD clamp, is proposed and successfully implemented in a 0.13 μm BiCMOS process.
In this paper, the fundamental principle of bipolar process-based current-controlled PWM switching power supply is presented. The advantages of current-controlled PWM switching power supply are pointed out, and the design, operational principle, and layout of major functional units of the circuit are briefly described. The operating frequency of the circuit is up to 1MHz. The current-controlled PWM...
In this paper a compact model both for bipolar and unipolar resistive switching device is proposed. Basic I-V characteristics of RRAM are easily and correctly represented by this model. The model is verified by the bipolar RRAM experiment results. The model can be used as simple and fast tool to design and optimize RRAM.
This paper introduces an approach for the design of an adaptive non-linear digital Fuzzy logic controller for a digital controlled auto-adjustable Buck DC-DC converter, which is validated by Simulink tools of Matlab. The setup time of the output voltage was about 10μs and the steady state error was less than 2mV with the proposed controller. When the supply voltage or load current was disturbed, the...
A switch-mode Li-ion battery charger is proposed. It is suitable for input power supply of wall adaptor or USB port in modern portable apparatus. When it works under USB port supply, its input current is automatically limited at a presetting value. A power-path management is introduced in to realize charging and power supply simultaneously based on load priority. It also realizes smooth transition...
In this paper, we present the design of a low-power, high power supply rejection (PSR) voltage regulating circuit in a 0.35μm standard CMOS process. A CMOS full-wave bridge rectifier is designed to generate an unregulated DC voltage. A low dropout (LDO) series voltage regulator converts the unregulated voltage to a stable and clean DC supply voltage. A self-biased wide range and high power supply...
Voltage pulse dependent resistive switching behavior during SET process in HfO2-based RRAM device is investigated. When a resistor is connected in series to RRAM during the SET process, the resistance uniformity can be improved. Voltage pulse controlled resistance states were observed. This behavior may provide the new application with the new function circuits.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.