The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The conflictual demand of faster and larger design on FPGAs is increasingly difficult to answer by the advances of solid state technology alone. At some point, it is expected that designers and manufacturers will have to give up the traditional synchronous design methodology for a GALS one with more synchronization constraints. This paper proposes a novel FPGA architecture that is both compatible...
This paper proposes an optimized latch circuit with embedded delays and a new method to ensure robust synchronization in presence of mismatches that is very useful in the design of high-speed current steering digital to analog converters (DACs). The proposed circuit is validated as part of a 10 bit 100 MHz DAC designed using a standard 180 nm CMOS process. The measured integral nonlinearity lies between...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.