In this paper, we propose a joint decoding and signal processing scheme for NAND flash memory. The proposed scheme provides a considerable improvement of error correcting capability when the raw error rate depends on programming voltage levels, equivalently user data, of the target memory cell and/or adjacent cells. It will be shown that the proposed scheme also requires a fewer number of voltage sensing than the existing scheme, which leads to lower latency in the read operation of NAND flash memory.