The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a hardware optimized low power three stage compensated operational amplifier with a capability of driving a wide range of capacitive loads ranging from 200pF to 5nF. The amplifier is compensated by implementing Embedded Capacitance Multiplier (CM) Compensation on the outer Miller capacitor of traditional Reverse Nested Miller Compensation (RNMC) with a feed forward stage. This provides a unity gain bandwidth (UGB) greater than 1MHz and phase margin greater than 60° for the range of loads mentioned above. The circuit has a 100uW of DC power dissipation for a 2V supply. The proposed technique uses two compensation capacitances of 1pf and 500fF only. The design achieves a unity gain bandwidth of 9.227MHz at 500pF capacitive load. The simulation is carried for 180nm CMOS technology in Cadence Virtuoso environment.