The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A new design scheme intended to improve the performance of true single-phase clocked (TSPC) dual modulus prescalers is presented. Two branches of TSPC D flip-flops are merged to reduce both power and device count. An HSPICE simulation of the proposed scheme demonstrates the highest power efficiency and best power–delay product among the referenced designs.