The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A fully integrated design methodology based on a 1.0-μm CMOS standard cell technology with tape automated bonding (TAB) packaging has been developed to design and fabricate maximum 100 K-gate custom LSIs. The methodology has been successfully applied to the design of an I/O control processor. The processor was fabricated and housed in a 321-pin PGA (pin-grid-array)-type TAB package