The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a fully integrated multi-band frequency synthesizer implemented in CMOS 0.18um process with ripple-free circuit in a single loop. The synthesizer is designed for GSM/DCS/WIMAX/WLAN (802.11a/b/g) systems applying to IQ phase based transceivers. The proposed synthesizer with ripple-free circuit can reduce the amplitude of control voltage ripple. The synthesizer performs the suppression of 31.4dB in the spectrum of reference-spur and the peak-to-peak jitter with 74% improvement compared to the conventional single loop synthesizer design.