This paper describes the Samplify family of lossless and lossy real-time compression algorithms for FPGAs and ASICs, operating at rates up to 40 Gsamp/sec, which achieve efficient, cost-effective compression of between 2:1 and 8:1. Compression for measurements reduces bandwidth and storage requirements in automated test equipment (ATE), medical imaging, oscilloscope, and other mixed-signal test applications.