In this paper a design methodology to design low-power cascaded ECL gates is developed. The results can be applied when a power constraint is assigned, and the available current per gate is much lower than the value which minimizes the propagation delay. The strategy is process independent and is simple enough for hand calculations, avoiding the time-consuming approach based on iterative simulations. A design example based on a 20 GHz bipolar process is introduced to validate the procedure