The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A partially depleted CMOS compatible SOI NMOSFET structure with suppressed floating body effects is proposed in this paper. The structure uses high dose Si implantation to reduce the carrier lifetime in the floating body region near the bottom channel/buried oxide interface and convert that region into an amorphous-polycrystalline one. The fabricated devices exhibit suppressed floating body effects without area penalty or other adverse effects. Characterization results show that the fabricated devices are suitable for low power 1 V applications.