-
[1] C. P. Auth and J. D. Plummer, “Scaling theory for cylindrical, fullydepleted, surrounding-gate MOSFETs”, IEEE Trans. Electron Dev., vol. 18, pp. 74–76, 1997.
-
[2] H. Liu, Z. Xiang, and J. K. O. Sim, “An ultrathin vertical channel MOSFET for sub-100 nm applications”, IEEE Trans. Electron Dev., vol. 50, pp. 1322–1327, 2003.
-
[3] D. Donaghy, S. Hall, C. H. de Groot, V. D. Kunz, and P. Ashburn, “Design of 50-nm vertical MOSFET incorporating a dielectric pocket”, IEEE Trans. Electron Dev., vol. 51, pp. 158–161, 2004.
-
[4] M. Masuhara, Y. Liu, S. Hasakawa, T. Matsukawa, K. Ishii, W. Tanawa, K. Sakamoto, T. Sekigawa, H. Yamauchi, S. Kanemaru, and E. Suzuki, “Ultrathin channel vertical DG MOSFET fabricated by using ion-bombardment-retarded etching”, IEEE Trans. Electron Dev., vol. 51, pp. 2078–2085, 2004.
-
[5] P. Habas, Z. Prijic, D. Pantic, and N. Stojadinovic, “Charge-pumping characterization of Si/SiO2 interface in virgin and irradiated power VDMOSFETs”, IEEE Trans. Electron Dev., vol. 43, pp. 2193–2209, 1996.
-
[6] V. D. Kunz, T. Uchino, C. H. de Groot, P. Ashburn, D. C. Donaghy, S. Hall, Y. Wang, and P. L. F. Hemment, “Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation”, IEEE Trans. Electron Dev., vol. 50, pp. 1487–1493, 2003.
-
[7] J. S. Brugler and P. G. A. Jespers, “Charge pumping in MOS devices”, IEEE Trans. Electron Dev., vol. 16, p. 297, 1969.
-
[8] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. De Keersmaecker, “A reliable approach to charge-pumping measurements in MOS transistors”, IEEE Trans. Electron Dev., vol. 31, p. 42, 1984.