The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
CVD-Ru based reflow Cu scheme demonstrates robust gap fill performance at 10nm and 7nm node equivalent patterns. Potential EM and TDDB reliability concerns associated with Ru CMP are identified and successfully addressed by the application of new processes and materials. This suggests our proposed scheme can be one of promising candidates for 10nm node logic device and beyond.
Changes affecting the status of health and robustness can bring about physiological alterations including hematological parameters in swine. To identify quantitative trait loci (QTL) associated with eight hematological traits (one leukocyte trait, six erythrocyte traits and one platelet trait), we conducted a genome‐wide association study using the PorcineSNP60K BeadChip in a resource population derived...
It is possible to overcome Cu void issues beyond 10nm node device by adapting CVD-Ru liner instead of conventional PVD Ta liner. However, CVD Ru liner integration degrades TDDB performance without optimizing its scheme. In this paper, superior gap-fill performance without TDDB performance degradation will be described in our optimized integration scheme along with a proposal for the mechanism of TDDB...
In this work we have demonstrated, for the first time, a 0.605μm2 dual core oxide (DCO) dual Vdd 8T SRAM cell in 45 LPG triple gate oxide CMOS process for use as L1 cache for high performance low leakage mobile applications. The DCO 8T SRAM operates under dual voltage supplies with write assist. Compared to traditional single-end 8T cell, DCO 8T SRAM showed the same performance with only half the...
The use of periodic sampled output feedback control for linear time delay systems is considered. The suggested design procedure contains two steps: one for eigenvalue assignment, the other for final status control. Some examples are given.
A methodology is suggested for systematic synthesis of stbilizing controllers for a class of SISO systems with complex parameter uncertainties. This class of complex uncertain systems can be realized in state space form with perturbations in their system matrices. Therefore some well known techniques of robust control theory can be applied; in fact, the resulting stabilizing controllers are Hinfty...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.