The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A single supply CMOS up level shifter (rsc-ls), for upconverting signals from 0.45V-0.9V logic level range up to 1V power supply voltage domain (Vdd), is introduced. From simulations results, the proposed shifter provides improvements of 63% and 69% in energy consumption and speed, respectively, when compared with a similar design, in 65nm CMOS process and low threshold voltage. For a Vdd of 1.2V...
In aircraft applications, there has been an increasing trend related with the More Electric Aircraft (MEA), which results in rapid rise in the electrical power demand on-board. One of its goals lies in minimizing weight and volume of the electrical subsystem while maintaining good power quality and efficiency. The main purpose of this paper is to present and analyze an electrical design of a three-phase...
A new technological solution to improve the beam-loss protection of silicon strip sensors used in large High Energy Physics experiments is presented. In the current ATLAS-SCT, sensors have Punch-Through protection (PTP) structures included to develop low impedance from the strip to the bias ring in case large voltages exceed some threshold that could damage the strip coupling capacitance. Previous...
In this paper, an analysis of the complex voltage unbalance factor (CVUF) in three-phase lines is offered, in order to orientate future experiments in the study of the effects of voltage unbalance. The geometrical loci for constant magnitudes of the CVUF are presented, considering that the angles of the voltages are constant, and considering that the magnitudes of the voltages are constant. Furthermore,...
This paper presents the main aspects observed in analyzing Complex Voltage Unbalance Factor (CVUF) behavior resulting from the variation of voltage magnitudes and angles. The goal is to identify possible incoherencies regarding the use of the CVUF, and also to investigate whether this factor is more sensitive to variations in magnitude or angles under various voltage unbalance conditions. This study...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.