The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Ultra-low power analog/RF CMOS circuits are critical for battery-operated electronics. Low-supply voltage and current requirements are met by operating MOS transistors in weak to moderate inversions and very small overdrive voltages. The advantage of this technique comes with the price of complex and aggressive design burdens to be achieved. Therefore designers should have control over the behavior...
In this paper, a single-chip pulse-based, non-carrier, high throughput, low power ultra wideband (UWB) transceiver system-on-a-chip (SoC) with on-chip analog-to-digital converter (ADC) for high payload wireless video/audio/multimedia streaming applications is presented. To achieve high throughput (>100Mbps) and high simplicity, the UWB SoC adopts single-band (7.5GHz), pulse-based non-carrier architecture,...
Design, implementation, and simulation of ultra-low-power LC-VCOs with quadrature signal generation are presented, as well as the analysis and the comparison of several different VCO topologies. The VCO topology having the best performance is then used further for quadrature signal generation. Based on a 0.18mum RF/mixed-signal CMOS process, the VCOs are simulated using 1V supply voltage. It is demonstrated...
This paper is focused on low voltage, ultra low power LNA design at 404 MHz for a wireless transceiver used in a cochlear implant device. The design is implemented in a 0.18mum RF CMOS process. The circuit operated with 1V, reduced power supply voltage. The LNA performance is investigated for different power consumption levels to come up with the best performance at minimum possible power level. The...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.