The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this work, our main objective is to explore how Software Routers (SRs) can deploy advanced and flexible paradigms for supporting novel control plane functionalities and applications. To this purpose, we investigate and study a new open-source SW framework, namely Distributed SW ROuter Project (DROP), which aims at developing and enabling a novel distributed paradigm for IP-router control and management...
We consider a new generation of COTS software routers (SRs), able to effectively exploit multi-Core/CPU HW platforms. Our main objective is to evaluate and to model the impact of power saving mechanisms, generally included in today's COTS processors, on the SR networking performance and behavior. To this purpose, we separately characterized the roles of both HW and SW layers through a large set of...
Monolithic IP-routers architectures are becoming inadequate with respect to the increase in traffic volume and network function complexity coming from new services. Current technological constraints prevent this kind of design and constructive approach to go further, while decentralized and modular systems seem to offer a better solution to the quest for the next generation router architecture. In...
We consider a new generation of COTS software routers (SRs), able to effectively exploit multi-core/CPU HW platforms. Our main objective is to analyze, to evaluate and to model the impact of power saving mechanisms, generally included in today's COTS processors, on the SR behavior and networking performance. To this purpose, we tried to understand and to separately characterize the roles of both HW...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.