The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Cascaded Integrated Comb (CIC) filters are mainly used as low pass filter in rate converter module in a multi rate signal processing based systems. Hardware implementation of CIC filter is very efficient as it does not require any multiplier and uses very less memory. The paper presents the FPGA implementation of modified Cascaded Integrated Comb (CIC) filter for satellite communication system. The...
In a satellite, there exist various communication subsystem like Telecommand, Telemetry and Payload data transfer. Depending on the requirements of a particular system, different modulation techniques are being used. In general, M-PSK modulation techniques are preferable as they are power and bandwidth efficient. The paper presents the digital implementation QPSK & 8-PSK modulators for satellite...
CORDIC stands for crdinate rotation digital computer, is an algorithm developed to compute trigonometric function through series of rotation. Para-CORDIC is the latest method of implementation of CORDIC equations and has an advantage over other implementation algorithm in terms of speed and accuracy. This paper presents the implementation of para-CORDIC algorithm and its applications in satellite...
Low density parity check (LDPC) codes are the error-correcting codes which offer huge advantages in terms of coding gain, throughput and power dissipation. Error correction algorithms are often implemented in hardware in order to ensure fast processing. The hardware implementation of LDPC decoders using traditional hardware description language (HDL) based approach is a complex and time consuming...
The paper presents hardware efficient design of digital signal processing (DSP) based bit synchronizer and lock detector circuit for bi-phase data. The system is developed for one of the payload of Chandrayaan-I mission, and tested for its performance. Apart from the implementation, paper describes the mathematical modeling of bit synchronizer. The whole design is accommodated in a single Actel-1280...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.