The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Optical chaos is a topic of current research characterized by high-dimensional nonlinearity which is attributed to the delay-induced dynamics, high bandwidth and easy modular implementation of optical feedback. In light of these facts, which add enough confusion and diffusion properties for secure communications, we explore the synchronization phenomena in spatiotemporal semiconductor laser systems...
Mobile users often connect through WiFi access points and frequently find themselves behind NATs that are built into common off-the-shelf home access points or enterprise wireless deployments. Punching a hole through the NATs to establish a P2P connection can be a challenging task for lay users. We present our system, ANT, that utilizes Audio signaling for NAT Traversal. With ANT, unlike other NAT...
In HW/SW co-simulation based logic verification systems, the design under test (DUT) is executed on an FPGA based emulator and the behavioral testbench written in some high level language like C or HDL is run on a SW simulator or a general purpose CPU. In such systems it is essential to reduce the communication between SW and HW sides to enhance overall verification speed. Therefore it is of significant...
This paper presents the concept of a voltage controlled pulse skipping modulation (VCPSM) in a dc-dc converter, which improves the efficiency, ripple magnitude, and transient response over a wide range of light load condition. The duty ratio of VCPSM, instead of remaining constant as in a classical PSM, is controlled using the voltage mode control with an additional input voltage feed-forward along...
This paper presents design of an 8-bit 1.8 V segmented current steering (CS) digital-to-analog converter (DAC) using 0.18 mum double poly five metal CMOS technology. The DAC has been segmented as 6+2 to achieve optimum performance for minimum area. The simulation result shows a maximum DNL of 0.30 LSB and an INL of 0.33 LSB. The midcode glitch is 0.27 pV s. The simulated SNDR and SFDR of the segmented...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.