The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Multi-core system and the associated software parallelization techniques have become one of the major trends of SoC design. A multi-core system with high hardware efficiency and software parallelism has the potential of achieving higher system performance and lower power consumption. This paper reveals how system performance prediction and analysis for multi-core system can be done at early design...
In the field of computer realistic graphics, shadow is helpful to improve image realism as well as provide some visual cues about information of scenes. Shadow mapping, an image-based shadow generating approach, has been incorporated into graphics hardware due to its simplicity and flexibility. At present, many variations of the method have been proposed to improve the efficiency and performance of...
Shadow is always being one of the most attractive subjects because of its important role in the field of computer realistic graphics. In this paper, we survey two commonly used types of shadow rendering algorithms: projection shadows and shadow volumes. The basic ideas underlying the two types of algorithms are introduced and their characters are discussed in details. Further, we trace the technical...
A low power and full ASIC MPEG-2/4 AAC single chip decoder is presented. The decoding blocks are partitioned into four dedicated hardware modules with the complexity and operational type analysis. Through algorithm, architecture, RTL and circuit level lower power techniques, the proposed AAC decoder is operated at 1.4 MHz for the 44.1 KHz sampling frequency and consumes only 0.21 mW using TSMC 0.13...
In complex SoC design, the reusable IP is very useful to achieve the whole system with high verification. Based on this issue, a hardware and software (HW/SW) co-design approach can obtain maximum performance, and is easily integrated with the other functions to complete the system. This paper presents the multi-standard audio decoder design with hardware/software co-design flow. First we need to...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.