The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The introduction of billions of transisters onto a single chip has resulted in the increase in complexity of the common System-on-Chip(SoC) architecture. The bus based architecture of SoC is limiting, mainly due to scalability issues. The solution for this communication problem is the use of embedded switching network, called Network On Chip(NoC). NoC has inherent redundancy which helps to tolerate...
This paper presents the challenges we met during the development of simulators for NOC architectures. This paper focuses on the simulation of Buttery architecture. In earlier bus architectures when the size increases the communication between different nodes became a difficult task. The bus was a broadest module. It contains lots of lines. Its number is increasing. Some module is capturing this lines,...
The word lexical in lexical analysis, its meaning is extracted from the word “lexeme”. Lexeme is an abstract unit of morphological analysis in linguistics. A lexical analyser is used in various applications like text editors, information retrieval system, pattern recognition programs and language compilers. But we limit our discussion in this paper to language compilers. Lexical analyser being the...
The requirements of high performance mega functional solutions are becoming important day by day. With the advancement in semiconductor devices and fabrication technology, it is possible to pack more logic in smaller area of silicon. But the implementation of these mega functional modules using common bus architecture, parallel bus architecture, pipelining are becoming ineffective and posing a bottleneck...
The need of high performing, mega functionality solutions are becoming important day by day. The implementation of these mega functional modules which was done using common bus architecture, parallel bus architecture, pipelining are becoming ineffective and posing a bottleneck in terms of performance and throughput in this billion transistor era. To overcome these performance issues, a new paradigm...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.