The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a hybrid cascade multilevel three-phase converter is constructed based on field programmable gate array (FPGA). FPGA comprises thousands of logic gates and it provides flexibility to modify the designed circuit without altering the hardware. So FPGA is applied to design the PWM pulse generator for multilevel converter with no synchronization and communication trouble. A SHPWM pulse...
In this paper, a novel hybrid cascade asymmetrical multilevel converter is proposed. The converter is based on connection of an asymmetric multilevel converter and an H-bridge converter. The multilevel waveform is synthesized by adding of each converter output voltage. The principle of the converter is analyzed. However the new scheme requires fixed floating supplies. Selective harmonic elimination...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.