The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In wireless communication schemes, turbo codes facilitate near-capacity transmission throughputs by achieving reliable forward error correction. However, owing to the serial data dependencies imposed by the underlying logarithmic Bahl–Cocke-Jelinek–Raviv (Log-BCJR) algorithm, the limited processing throughputs of conventional turbo decoder implementations impose a severe bottleneck upon the overall...
This paper develops a novel path planning algorithm using improved ant colony optimization (ACO) and its FPGA implementation. The proposed approach can effectively increase the accuracy to generate an optimal path. The main idea of this paper is to avoid local minimum by continuous tuning of a setting parameter and the establishment of new mechanisms for opposite pheromone updating and partial pheromone...
This study presents a cost-efficient and high-performance field programmable gate array (FPGA)-based hardware implementation of a contrast-preserving image dynamic range compression algorithm, which is an important function used in modern digital video cameras and displays to improve visual quality of standard dynamic range colour images (8 bits/channel). To achieve this purpose, a hardware-friendly...
This paper proposed a speed controller design for a DC motor by using a FPGA chip and applies it on a wheeled robot. For the motor accelerating control, this paper proposed a hardware PI controller circuit module to achieve the accelerating control. On the motor decelerating control, this paper proposed a braked deceleration circuit module to improve the skid of tires when the wheel-type robot brakes...
In this paper, a Hardware/Software (HW/SW) co-design method of ant colony optimization (ACO) algorithm is proposed to implement on the FPGA chip. In this paper, the software is designed with C language and hardware is designed with Verilog hardware description language (HDL). The HW/SW co-design method is a technique based on a SOPC (System on a Programmable Chip). In this paper, the path selecting...
A servo motor controller design for robotic manipulator is proposed in this paper. This servo motor controller is used to control a manipulator, which has servo motors EX-106, to accomplish the movement of gripping some goods. This servo motor controller consists of three modules: (1) SOPC System Module, (2) Command Transform Module, and (3) Motor Control Module. This servo motor controller architecture...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.