The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The outstanding computing ability of a graphics processing unit (GPU) brings new vitality to the typical computing intensive issue, so does the synthetic aperture radar (SAR) raw data simulation, which is a fundamental problem in SAR system design and imaging research. However, the computing power of a CPU was underestimated, and the tunings for a CPU-based method were missing in the previous works...
Processors are becoming into multicore ones. The same trend is also emerging in embedded systems. More cores on the single chip provide better concurrent of the tasks. However, the task scheduling becomes the new challenge of embedded operating system. It is still an important issue that how the tasks in multicore embedded system can be scheduled efficiently under the condition of ensuring the real-time...
It is difficult to improve the performance for the traditional processor architecture. The power consumption and the temperature of the processors are the main bottlenecks for CPU with single core. Chip multiprocessor is proposed to solve such problems. In order to solve the communication problem between the on chip components, network on chip is taken as the promising diagram. The on-chip cores are...
When more and more cores are integrated onto a single chip and connected by lines, network on chip (NOC) has provided a new on chip structure. The tasks are mapped to the cores on the chip. They have communication requirements according to their relationship. When the communication data are transmitted on the network, they need to be given a suitable path to the target cores with low latency. In this...
More and more cores are integrated onto a single chip to improve the performance and reduce the power consumption of CPU without the increased frequency. The core are connected by lines and organized as a network, which is called network on chip (NOC) as the promising paradigm. NOC has improved the performance of the CPU without the increased power consumption. However, there is still a new problem...
Due to independence of weather condition and sun illumination, Synthetic Aperture Radar (SAR) has been widely used in airborne remote sensing and satellite ocean observation fields. With the increase in swath and higher resolution requirements, SAR imaging algorithms require further study. However, as a research support, echo data has massive increase. So the high efficient echo simulation is required...
More and more cores are integrated onto a single chip to improve the performance of processors and reduce the power consumed by computing. The interconnection of the cores is a new issue for high performance. Network-on-Chip (NoC) is proposed as the promising paradigm for this problem. Because there are many cores on chip, different on-chip interconnection structures have been proposed. Hybrid interconnection...
With the development of semi-conductor industry, more transistors can be integrated onto a single chip. But the software programming model cannot fit the parallelism requirement of CMP (Chip Multi Processor) based architecture. The communication between different cores becomes a very serious problem, and it made bad effectiveness on performance. This paper proposes an approach called API (Architecture...
Multi-core technology is becoming the mainstream of processor architecture. It is a great challenge for universities to offer students new theories because of the continuous changes in multi-core field. Different approaches are adopted as the solutions. Teachers play very important role in teaching multi-core curriculum in these approaches. However, how to train good teachers for multi-core curriculum...
Executing sequential program on multi-core is crucial for accommodating instruction level parallelism (ILP) in chip multiprocessor (CMP) architecture. One widely used method of steering instructions across cores is based on dependency. However, this method requires a sophisticated steering mechanism and brings much hardware complexity and area overhead. This paper presents the Global Register Alias...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.