The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A CDR/deserializer IC is designed in 65nm triple-well CMOS, dissipates 1.3W, receives two 20.6–22.3Gb/s (DQPSK) data channels, and outputs 4⊲1 × 10.65−11.3Gb/s SFI5.2 data and deskew channel. The deserializer comprises two limiting amplifiers, a 2 × 20G to 16 × 2.5G CDR/DEMUX, a synchronizing FIFO, SFI5.2 deskew channel generator, and a 5×2.5 to 10G MUX. It also includes a 5GHz PLL, a a 2.5Gb/s PRBS...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.