The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
As a promising technology for the future Internet, network virtualization makes it possible to reshape currently ossified network architecture. This paper proposes a limited scale-free model for construction of virtual networks topologies, aiming to reduce network average path length and achieve a simplified virtual network. In the progress of constructing, new links are added into the initial network...
Control plane, in Software-defined Networking (SDN), can configure and manage data plane in a centralized way. However, a centralized control plane introduces a problem in scaling SDN network. In terms of network virtualization, we can abstract the network layer by layer in a recursive way. As a result, the whole network can be simplified as a super switch, and it looks like that all hosts or servers...
A new and high-efficiency encryption and authentication algorithm, SMS4-GCM, based on cryptographic algorithm SMS4 and block cipher operating mode GCM is proposed. Design using full pipeline architecture and implementation on FPGA are presented in detail, and the results show that the maximal processing rate of SMS4-GCM can reach up to 22.248 Gbps which can meet the demands of high-speed network's...
The FPGA-based high throughput 128 bits AES cipher processor is proposed in this paper. We present an equivalent pipelined AES architecture working on CTR mode to provide the highest throughput up to date through inserting some registers in appropriate points making the delay shortest, when implementing the byte transformation in one clock period. The equivalent pipelined architecture does not change...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.