The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we present a receiver front-end and a frequency source suitable for wireless sensor network applications, in which power consumption is severely restricted under several milliwatts. For such an extremely low-power receiver, current-reusing and frequency multiplying schemes are proposed for both the RF front-end and frequency source. The proposed front-end achieves a conversion gain...
A fully integrated 2.4 GHz low-power frequency source including a 1.2 GHz voltage-controlled oscillator (VCO) and a current-reused frequency multiplier is fabricated in 0.18-mum CMOS process. The proposed frequency source tunes from 2.22 GHz to 2.45 GHz by changing control bias from 0 V to 0.7V, and achieves a phase noise of -115.83 dBc/Hz at 1 MHz offset from a 2.2 GHz carrier frequency while drawing...
In this paper we report a 2.4 GHz low-power receiver front-end using current-reused folded-cascode scheme. Two fully integrated receiver front-ends are presented as a proof of concept. A conventional merged LNA and single-balanced (SB) mixer shows a conversion gain of 20.4 dB and a noise figure of 19 dB at 10 MHz intermediate frequency (IF), taking 500 muA bias current from 1.0 V power supply. The...
The low oxide breakdown voltage of CMOS power transistor and low power-added efficiency (PAE) at low power levels have been major challenging issues in the implementation of high-power linear power amplifiers (PAs), especially in deep sub-micron CMOS technology. In order to alleviate these problems, a triple cascode CMOS PA with inner-parallel power control scheme is presented. The proposed PA, fully-integrated...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.