The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Physical phenomena, underlying operation of negative capacitance field-effect transistors (NCFETs), are treated within a unified simulation framework. The framework incorporates the Landau mean-field treatment of free energy of a ferroelectric (FE) and the polarization dynamics according to Landau–Khalatnikov (LK) equation. These equations are self-consistently solved with the 1-D metal–oxide–semiconductor...
We propose circuits for efficient transduction between electrical and spin signals and compare designs for long-range spintronic interconnects based on transducers and repeaters. This paper analytically analyzes the performance of spintronic all-spin logic (ASL) interconnects in terms of delay, area overhead, and energy dissipation, and validates the analysis by numerical simulations. The results...
A new digital device scheme based on the magnetoelectric coupling and automotion of the magnetic domain wall is proposed. A single device is composed of a ferromagnetic wire and two ferroelectric capacitors served as the input and the output. It is shown that with the initialization in the magnetic states, a single device and the corresponding majority gate can realize the NOT, NAND, and NOR functions...
A new benchmarking of beyond-CMOS exploratory devices for logic integrated circuits is presented. It includes new devices with ferroelectric, straintronic, and orbitronic computational state variables. Standby power treatment and memory circuits are included. The set of circuits is extended to sequential logic, including arithmetic logic units. The conclusion that tunneling field-effect transistors...
In this paper, an interconnect scheme based on automotion of domain walls (DWs) for all-spin logic (ASL) has been proposed. The proposed interconnect is analyzed using a comprehensive numerical model including an equivalent circuit for ASL operations, the 1-D Landau–Lifshitz–Gilbert equation for DW creation, reflection, and disappearance at the boundaries. Analytical expressions for DW transport along...
The operation of an array of coupled oscillators underlying the associative memory function is demonstrated for various interconnection topologies (cross-connect and star-coupled). Three types of nonlinear oscillators (Andronov–Hopf, phase-locked loop, and spin torque) and their synchronization behavior are compared. Frequency-shift keying scheme of encoding input and memorized data is introduced...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.