The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The gas pressure of SF6 circuit breaker working in power system is a critical real-time monitoring parameter. In this paper, bicubic interpolation, Otsu, morphological filtering and Goertzel algorithm are studied on FPGA. In particular, the method HVPL is proposed. Segmentation, extraction and number identification are realized for the SF6 pressure gauge image by applying these strategies, such that...
The lubricating oil pressure of ball mill in ore dressing plant is a critical real-time monitoring parameter. In this paper, bilinear interpolation, DoG filter, Marr-Hildreth edge detector and watershed algorithms are studied on FPGA. In particular, the algorithm HVPP is proposed. Segmentation, extraction and number identification are realized for the pressure pointer dial image by using these algorithms,...
To obtain real-time and accurate value of water level for industrial boiler drum, image preprocessing and number identification algorithms are used on FPGA, including distortion correction, DoG filter (Difference of Gaussian filter), the minimum misclassification error threshold method and crack chain code. Especially, the algorithm HVPL is proposed. Segmentation, extraction and number identification...
In this paper, we propounded a proposal in regard to the achievement of a kind of CMOS imaging system which used FPGA chip for core processor and transformed BAYER pattern into RGB pattern in an easy way. In our design, the dimension of Circuit Card and the power consumption are both reduced. Then, it also can transmit video data through VGA, DVI and USB interface. At last, we realized the performance...
Low-density parity-check (LDPC) codes form an important subclass of error correcting coding techniques, and its implementation has been hot spot of domains such as signal process, magnetic recording or next generation communication for years. This paper proposes a configurable FPGA implementation of Partition-and-Shift LDPC decoder based on Min-Sum algorithm. An MPEG algorithm is introduced to reduce...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.