The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
An innovative low phase noise sub-harmonically injection-locked voltage-controlled oscillator (SILVCO) with frequency-locked loop (FLL) self-alignment technique is presented in this paper using 90 nm CMOS process. To overcome the issue of narrow locking range, the control voltage of the SILVCO is adaptively adjusted using the FLL technique to refer to the sub-harmonic input frequency. This work demonstrates...
A 2.2–2.4 GHz self-aligned sub-harmonically injection-locked phase-locked loop (PLL) using 65 nm CMOS process is presented in this paper. A delay-locked loop is employed in the proposed PLL to automatically align the phase difference between the injection signal and the sub-harmonically injection-locked voltage controlled oscillator. At 2.3 GHz, the measured phase noises at 1 kHz, 10 kHz, 100 kHz,...
A 60-GHz high quadrature accuracy low dc power quadrature voltage-controlled oscillator (QVCO) using self-injection coupling (SIC) is proposed and demonstrated in 90 nm CMOS technology. By using SIC technique, this QVCO achieves low phase noise and good quadrature accuracy. Moreover, the amplitude/phase errors of the QVCO are fully characterized via a four-port vector network analyzer. The proposed...
A 29-GHz low phase noise differential voltage controlled oscillator (VCO) using 2-mum AlGaAs/GaAs HBT process is presented in this paper. A common-emitter (CE) topology with a capacitive feedback is utilized to the circuit design. This circuit demonstrates a measured phase noise of -112 dBc/Hz at 1-MHz offset frequency, a tuning range of 0.55 GHz and an output power of higher than 1 dBm.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.