The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In recent years, face detection is widely used in various fields, such as face recognition, image focusing, and surveillance systems. This study proposes a real-time face detection system based on naive Bayesian classifier using Field-programmable gate array(FPGA). The detection system divided into three main parts, feature extraction, candidate face detection, and false elimination. First, downscale...
Sensitive data are usually transferred within a vehicle using FlexRay protocol. To prevent the in-vehicle data from the manipulation and man-in-the-middle attacks through On Board Diagnostic (OBD-II) port, appropriate security schemes should be applied. In this paper, we propose a scheme to embed data integrity and confidentiality into the original FlexRay data frames and reuse the Cyclic Redundancy...
There are many simulators to evaluate the performance of computer architecture, however they are commonly based on Software Architecture Model Execution (SAME). Due to hardly implement parallel execution on multicore platforms, their simulation speeds are slow. To solve the problem, we propose to improve simulation speed of SAME simulators on FPGA using SystemC synthesizable timing models. First,...
To secure the data stored in large-scale Storage Area Network (SAN) applications, high throughput Advanced Encryption Standard (AES) encryption and decryption are required. However, this solution may take up more hardware resources, which leads to unscalability for future needs. To solve this problem, we develop a high throughput and resource efficient AES encryption/decryption based on FPGA, which...
This paper presents a design of 3D printer with constant temperature and fan control system. To print 3D models, the temperature of environment will be risen with long time. Controlling the temperature of the environment is important. The purpose of this research is to make the 3D printer in temperature-controlled environment. The systems are been controlled by FPGA. User can set the range of temperatures...
Considered that the dual band sensor system is the most popular design at present, this study discussed the design of a dual-band hybrid array readout circuit. The direct injection circuit structure was used in the unit pixel. The design, simulation, and layout were conducted in the 40um×40um unit pixel to complete middle and long waveband signal readouts, in order to achieve one sensor unit with...
Modern cloud storage requires a high throughput and low latency data protection system, which is usually implemented with an Advanced Encryption Standard (AES) hardware accelerator connected with CPU through PCI Express (PCIe). However, most existing systems cannot simultaneously achieve high throughput and low latency, as they impose conflicting requirements to the block size of packets used in PCIe...
Power analysis attack is an efficient way to retrieve the sensitive information from the hardware implementation of modern cryptographic algorithms, such as Advance Encryption Standard (AES). First-order masking could defend against Differential Power Analysis (DPA) attack without extra hardware support. However, it is vulnerable to Higher-Order Differential Power Analysis (HODPA) attack. HODPA attack...
Addition on GF(p) and GF(2p) differs only in terms of the propagation of the carry. The unification of carry propagation and carry-less operations can provide higher performance using less hardware resources. Modular multiplication is a basic kernel computation for RSA and ECC, which is realized using repeated additions. Modular exponentiation, which uses modular multiplication, requires high radix...
RSA and ECC are currently the most widely used public key cryptosystems. The computation of RSA and ECC is based on GF(P) and GF(2 p) fields respectively, and composed mainly of addition and XOR operations. An addition operation requires more computation time compared to a XOR operation. This paper proposes a new method to realize a unified architecture for both RSA and ECC public key cryptosystems...
Signcryption is a cryptographic primitive supporting both confidentiality and authentication. This paper proposes a DPA-resistant unified architecture for signing, encryption and signcryption with high performance and area-efficiency. Modular exponentiation is the main operation of RSA and ECC and also the key part of implementing signcryption. A unified signed adder is proposed to address the possible...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.