The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 2.4 GHz integer-N frequency synthesizer is implemented in tsmc 0.18-μm CMOS process. This paper proposes a new supply regulated LC-VCO that reduces the impact of process variations and temperature on current consumption and phase noise is proposed, as well as a new single-ended charge pump architecture that offers very high output impedance over a wide output voltage range. This frequency synthesizer...
A background calibration technique for gated-oscillator-based CDR/PLL is presented. This digital approach eliminates the frequency offset between the gated oscillator and the input data/reference clock to reduce the BER or output jitter. A 2.5Gb/s CDR based on this technique is designed without any local reference clock. It demonstrates error-free operation for a 231–1 PRBS and tolerates more than...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.