The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we propose a cost-effective way to improve the performance of DRAM based on multi-core system. A novel DRAM controller with instruction prefecthing mechanism is introduced. The controller dynamically selects Open Page(OP) or Close Page(CP) policy by getting some information of future accesses in advance. This DRAM controller with dynamic policy based on instruction prefetching(DP_BIF),...
The study in this paper is aimed at improving the performance of a network processor design (XDNP) based on a Virtex-4 FPGA by using the PlanAhead tool offered by XILINX. PlanAhead gives a unique visibility into the design. The tool can very quickly identify the critical path, and then supply hierarchical floorplanning to achieve faster timing closure. XDNP is targeted at networking applications requiring...
This paper deals with of stabilization problem of a class of networked control systems over an additive white Gaussian noise (AWGN) channel. The signal-to-noise ratio (SNR) required for stabilisability is first transformed into L2–L∞ performance so that a linear matrix inequality (LMI) approach can be used. Then a network-induced delays model is proposed, which is more realistic as it can incorporate...
This paper presents an optimized architecture of shared memory controller in packet processing multi-processor system on chip (MPSoC). The rotation priority algorithm in arbitration mechanism is ameliorated so that fairness of the memory access response and continuity of read/write commands are guaranteed. A `ping-pong' structure is adopted in SRAM interface logic which optimizes the memory data throughput...
This paper investigates the stabilization of nonlinear networked control systems (NCSs) subject to two types of uncertainties. Firstly, the nonlinear NCS is modeled as a continuous-time Takagi-Sugeno (T-S) fuzzy system, and network-induced delays are represented using fuzzy rules which are designed by the parallel distributed compensation (PDC) technique. Then the norm-bounded uncertainty existing...
This paper studies impulsive control of a class of uncertain systems with small time delay. Some robust stability criteria for impulsive delay differential system are presented, based on which the impulsive control law can be easily designed. Our technique depends on Lyapunovpsilas direct method and comparison principle. Finally, we present the estimate of the upper bound of the uncertain constant...
A novel framework for impulsive modeling and control of chaotic Chuapsilas oscillators with time delay is proposed. We first represent chaotic time-delayed Chuapsilas oscillators as impulsive delay chaotic systems, and propose general stability and asymptotical stability criteria for such systems. Then a novel impulsive controller design procedure is presented. Simulation experiments are provided...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.