The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Significant barriers to real time face detection have been the complexity of computation kernels, minimal costand superior accuracy requirements for both software and hardware implementation based on traditional high performance computing. It is desirable to develop variable precision face detection block for high dynamic range applications including night vision and infrared face detection applications...
Today's cyber-physical systems (CPS) for the emerging Smart cities includes hardware and software with intelligent sensing and controls. In Smart cities, the use of high definition images, videos, and context information has become a requirement for urban street data collection and processing. Field Programmable Gate Array enabled data centers and processing shows the great potential for its high...
In this paper, we present the Reconfigurable-Computing Environment (RCE) toolset for automatically generating VHDL models for implementation of generic applications on a Field Programmable Gate Array (FPGA). The RCE toolset automatically generates the hardware description of an Application Specific Digital Signal Processor (ASDSP) that is loaded onto an FPGA board containing multiple memories connected...
We present a dataflow based performance estimation and synthesis framework that will help hardware designers quantify the algorithm performance and synthesize their HW designs onto Field Programmable Gate Arrays (FPGAs). Typically, Digital Signal Processing (DSP) systems are designed by making gradual architectural choices in HW refinement steps. These decisions are based on performance quantification...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.