The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
IEEE 802.15.4e network aims at providing highly reliable communication links via time slotted channel hopping (TSCH) technology for lossy wireless channels. In such network, all nodes remain synchronized via message exchange periodically to compensate for the clock drift. In this paper, we derive theoretical average time for a node to remain in synchronized status with its parent node under the noisy...
Converting audio signal to packet stream and propagating through wireless local area network (Wi-Fi technology) to loud speakers that may be located at different rooms will be a popular scenario of multimedia applications. Since the packets received by separate speakers varied with the transmission paths and environment to them, this made the playable contents different from one speaker to another...
Remote screen recording is a system that records whole actions on a remote computer screen, and displays the actions on a client computer screen at the same time. Traditionally, screen recording are streamed in a video format, which large data usually results in high CPU utilization and heavy network loading. Therefore, in order to reduce CPU utilization and network bandwidth loading, the screen recording...
RAKE receiver is a multipath diversity reception technology. The technology is used to solve the multipath delay of signal transmission problems. Delay estimation is responsible for the search and synchronization of the multipath signals. But the delay estimation cannot achieve the complete synchronization of chip; therefore, there is still loss of signal energy. On the basis of delay estimation,...
This paper describes a bidirectional, differential, 16 Gb/s per link memory interface that includes a Controller and an emulated DRAM physical interface (PHY) designed in 65 nm CMOS. To achieve high data rate, the interface employs the following technology ingredients: asymmetric equalization, asymmetric timing calibration, asymmetric link margining, inductor based (LC) PLLs, multi-phase error correction,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.