The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Time interleaving is an effective method for increasing the sampling rate of electronic analog-to-digital converters (ADCs). The main artifact of time-interleaved ADC (TI-ADC) is caused by mismatches between different sub-ADC channels. The mismatches include mismatches in gain, bandwidth, and frequency response. The ultimate achievable bandwidth of the TI-ADC is limited by the bandwidth of the sample-and-hold...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.