The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Excessive heat generation and occurrence of partial discharge have been observed in end-turn stress grading (SG) system in form-wound machines under PWM voltage. In this paper, multi-winding stress grading (SG) system is proposed as a method to change resistance of SG per length. Although the maximum field at the edge of stator and CAT are in a trade-off relationship, analytical results suggest that...
Phase relations between the velocities and temperature oscillations in the solar photosphere are investigated on the κ-ω diagram. Distributions of the phase differences on the κ-ω plane are roughly reproduced by a simple analytical model, but the detailed fitting is not satisfactory. In the 5-minute band, temperature reaches its peak when the atmosphere is moving downward. The amount of the phase...
Two new telescopes were built at the National Astronomical Observatory of Japan, i.e. the Solar Flare Telescope and the 10-cm New Coronagraph. The Solar Flare Telescope was constructed at Mitaka to make observations of photospheric velocity fields, vector magnetic fields, and Hα and continuum images of active regions simultaneously. The whole system will be completed in 1991. The 10-cm new coronagraph,...
The Japanese-french FP3C (Framework and Programming for Post-Petascale Computing) Project ANR/JST-2010-JTIC-003 aims at studying the software technologies, languages and programming models on the road to exascale computing. The ability to efficiency exploit these future systems is challenging because of their ultra large-scale and highly hierarchical architecture with computational nodes including...
To investigate the secretory properties in the neuronal networks, we developed the ion image sensor-based acetylcholine (ACh) imaging system utilizing with the ACh esterase-tagged magnet bead complexes. The magnetic particles were successfully placed only at the well of each sensing area of an ion image sensor (128 × 128 pixels type, 23 μπι pixel pitch). The pH value decreased immediately after the...
In order to develop the novel neuro-imaging technique, we constructed a high resolution type potassium ion (K+) image sensor (PIS). A K+-sensitive membrane was layered on the ion image sensor of 128 × 128 pixels array. By using the fabricated PIS, the extracellular concentration of the K+ ([K+]0) was detectable in the ranges between 10−3 and 10−1 M, which was consistent to the physiological ranges,...
A 0.5V, 10MHz, 9mW image processor with 320 processing element (PE) SIMD and a 32bit CPU has been developed using 40-nm CMOS. High voltage clock distribution (HVCD) reduces the number of excessive hold buffers required in a 0.5-V logic circuit design, thereby reducing the area, delay, and energy of the SIMD by 14 %, 13%, and 6%, respectively. The 0.5-V SIMD with HVCD achieves an energy efficiency...
A 0.5V, 10MHz, 9mW image processor with 320 processing element (PE) SIMD and a 32bit CPU has been developed using 40-nm CMOS. High voltage clock distribution (HVCD) reduces the number of excessive hold buffers required in a 0.5-V logic circuit design, thereby reducing the area, delay, and energy of the SIMD by 14 %, 13%, and 6%, respectively. The 0.5-V SIMD with HVCD achieves an energy efficiency...
Anisotropic g-values and 1.590 THz antiferromagnetic gap of multiferroic material CuO has been observed for the first time using the advantages of THz high field ESR. Especially antiferromagnetic resonance measurements have been performed at 4.2 K for three principal axes up to 1.852 THz and 40 T, and the magnetic anisotropy of CuO will be discussed.
1Mb SRAM with charge collector circuits for effective use of non-selected bit line charges has been fabricated in 40nm technology. These circuits reduce two major wasted power sources of the low voltage SRAM: excess bit line swing due to random variation and bit line swing of non-selected columns. The lowest power consumption of 13.8pJ/Access/Mbit in the previous works has been achieved.
A smart meter is essential for realizing the smart grid. In order to further reduce the energy loss in the power grid, an extremely fine-grain power monitoring system is desirable and it will require an enormous number of low-cost power meters. Existing power meters, however, do not meet the cost and size requirements. On the other hand, organic devices on flexible films have great potential to realize...
Summary form only given. The energy efficiency of electronic circuits has dramatically improved over the past two decades. At the same time, computation, storage, and communication demands continue to grow with emerging wireless multimedia devices. In this inaugural Plenary Technology-Roundtable event, experts will discuss the opportunities to achieve the next order-of-magnitude reduction in energy...
Harvesting energy from the environment by using a thermoelectric generator (TEG) or photovoltaic cells provides a solution for battery-free sensor networks or electronic healthcare systems. In these systems, the harvested energy is supplied at a very low voltages, requiring a low-startup-voltage power circuit for kick-start from low voltage. A previous sub-100mV-startup-voltage boost converter was...
New characterizing system for within-die delay variations of individual standard cells is presented. The proposed characterizing system is able to measure rising and falling delay variations separately by directly measuring the input and output waveforms of individual gate using an on-chip sampling oscilloscope in 65nm CMOS process. 7 types of standard cells are measured with 60 DUT's for each type...
We propose and evaluate two retransmission-based schemes to improve the reliability of broadcasts in a contention-based MAC, with application to safety messages in dedicated short range communication (DSRC). These improve the reliability of event driven emergency messages without requiring feedback or additional protocol overhead. We also extend the Piggybacked ACK protocol into a feedback-based retransmission...
A high-speed, low-power capacitive-coupling transceiver is presented for wireless wafer-level testing systems. The proposed transceiver achieves the highest data rate of 15Gb/s in 65nm CMOS process which is 7.5 times higher than previous work. The parallel termination increases the signal bandwidth in a printed circuit board (PCB) by 8.5 times. The glitch signaling reduces the static power consumption...
This paper proposes a 3D stacked buck converter with a 15μm thick spiral inductor on a silicon Interposer, which is suitable for fine-grain power-supply voltage control in SiP's. Our newly developed silicon interposer technology realizes a fine-pitch design rule (Line/Space=20μm/20μm, via hole diameter =30um) at the metal thickness of 15μm as well as conventional interposers with 5μm metal thickness...
We have successfully manufactured rubber-like large-area stretchable integrated circuits comprising printed elastic conductors and organic active components including transistors, and developed two applications; One is stretchable active matrix organic light-emitting diodes displays and the other is stretchable electromagnetic interference (EMI) measurement sheet that can detect EMI distribution on...
To effectively reduce output ripple of switched-capacitor DC-DC converters which generate variable output voltages, a novel feedback control scheme is presented. The proposed scheme uses pulse density and width modulation (PDWM) to reduce the output ripple with low output voltage. The prototype chip was implemented using 65nm CMOS process. The switched-capacitor DC-DC converter has 0.2-V to 0.47-V...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.