The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
For high-power converters with low pulse ratios (e.g. 80 Hz load frequency with 600Hz carrier frequency for a 27 MVA Variable Frequency Drive), the current control loop design has been a challenge due to the large signal delay and potentially higher-order plant (LCL filter between the converter and machines). The stability issue and cross-coupling effect is a problem in such application. In this paper,...
In this paper, control strategies of a 22 MW / 27 MVA machine test bench using pumpback topology are introduced. The current loop design at extremely low pulse ratios (e.g. 600 Hz carrier frequency / 80 Hz load frequency) is developed. The system stability and dynamic response are analyzed. The challenges for high-power machine control with a sine filter and a transformer connected between the voltage-source-inverter...
In this paper, four current control strategies for voltage source PWM inverters with LCL-filter at extreme low pulse ratios (e.g. 80 Hz load frequency/600 Hz carrier frequency) are investigated. The system is a medium-voltage variable frequency drive (VFD) application with the power rating over 20 MW. The benefits and drawbacks of each scheme are summarized to provide a guideline for the current control...
The paper presents a co-planar wave guide (CPW)-fed slot loaded low return loss planar printed antenna with a small size designed for wireless communication and UWB applications. First, a conventional UWB antenna is modeled to provide a reference point for the modeling and then the shape is modified by a self inverted configuration to achieve higher bandwidth and size reduction. To improve the gain...
8 GHz clocking circuits for a 16 Gb/s/pin asymmetric memory interface [1] are described. A combination of an LC-PLL and a ring-PLL achieves improved jitter performance for multiple phase outputs with a wide frequency range. A direct phase mixer and a digitally controlled duty-cycle corrector (DCC) are time-multiplexed between transmitter (TX) and receiver (RX), thereby reducing area and power. The...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.