The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Boundary-Scan is a standard architecture of DFT (Design For Testability), and is widely applied to board test, system debug and IC program. A general design method which adds the boundary-scan architecture into the logic core of circuit is proposed. Taken the IP core of 74290 as an example, the modular design of boundary-scan architecture is described by Verilog language, and verified in the corresponding...
According to the IEEE Std 1149.1, a kind of high-speed Boundary-scan master controller is designed base on SOPC. Through the master controller's configuration, users can get the control signals which are used to test the output, and the frequency of the test clock can be as high as 50MHZ, the efficiency of Boundary-scan test improve greatly. Meanwhile, as a practical value component, the master controller...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.