The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a novel 10W substrate integrated waveguide (SIW) high power amplifier (HPA) designed with SIW matching network (MN) is presented. The SIW MN is connected with microstrip line using microstrip-to-SIW transition. An inductive metallized post in SIW is employed to realize impedance matching. At the fundamental frequency of 2.14 GHz, the impedance matching is realized by moving the position...
In this paper, for the first time a novel 10W half mode substrate integrated waveguide (HMSIW) power amplifier (PA) with high power added efficiency (PAE) is presented. The matching network (MN) of the HMSIW PA is designed with microstrip-to-HMSIW transition and HMSIW bandpass filter. The HMSIW bandpass filter is employed in both input and output MNs to suppress the 2nd harmonic of 2.14 GHz, according...
In this paper, a novel half mode substrate integrated waveguide (HMSIW) 10W power amplifier (PA) designed with HMSIW matching network (MN) is presented for the first time. The HMSIW-based matching network (MN) is designed with microstrip-to-HMSIW transition and an inductive metalized post in HMSIW. The impedance matching for the fundamental frequency 2.14 GHz is realized by moving the position of...
In this paper, a novel 10W substrate integrated waveguide (SIW)-based GaN HEMT power amplifier (PA) using SIW-based filter in both input and output matching networks to suppress up to the 4th harmonic of 2.14 GHz is analyzed, fabricated, and tested. By connecting two SIW-based stubs with one microstrip-based stub, applying the cutoff frequency characteristic of post-wall waveguide structure, the SIW-based...
FPGA-Implementation of pipelined real-valued time-delay neural network (RVTDNN) for power amplifier modeling is presented in this paper. Pipelined and pseudo-conventional RVTDNN architectures are implemented on their parallel forms to exploit the inherent concurrent computing tasks of field programmable gate array (FPGA). The proposed pipelined architecture is based on the delayed back-propagation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.