The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A capacitively coupled contactless conductivity detection (C4D) method of capillary electrophoresis microchip based on orthogonal vector lock-in amplifier on FPGA is presented. The digital orthogonal vector lock-in amplifier is configured by assembling LPM MULT, ALTMULT ADD, Low-pass Filter and other IP core. The orthogonal driving signals are generated by custom DDS IP core based on DSP Builder software,...
Electrorotation (ROT) is a wide-used technique to measure the dielectric properties of cells. But the position of the cell in the measurement brings the error for the non-uniform of the ROT torque. In this paper, The Schwarz-Christoffel mapping (SCM) method was used for obtaining the accurate analytical solution of the ROT torque and the dielectrophoretic (DEP) force distribution in the circular electrode...
A modeling and simulation methodology for in-plane four-electrode capacitively coupled contactless conductivity detector of capillary electrophoresis microchip (IFC4D) is presented with the VHDL-AMS modeling language. The VHDL-AMS-based basic compact models of IFC4D are developed, such as the equivalent resistance models of solution, the plane coupling capacitance models. The time-domain and frequency-domain...
This paper presents a control and acquisition platform design method of travelling wave dielectrophoresis microchip based on SOPC technique. The direct digital frequency synthesis (DDS) modeling is built by using the digital signal processing (DSP) development tool of FPGA, DSP Builder. By the controlling of NIOSII, which embedded in the FPGA (CyclonII EP2C35) of Altera corp., the four-phase DDS module...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.