The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The Advanced Microcontroller Bus Architecture (AMBA) is used for system on chip representation for highperformance embedded microcontrollers. This paper reports on the physical design implementation of AMBA Advanced System Bus (ASB) and Advanced Peripheral Bus (APB) bridge module. Further, three bit ripple counter has been used to minimize the clock skew. For modeling and simulation ModelSim Version...
In this paper we have implemented the 8×10 encoder and 10×8 decoder with 3-bit down ripple counter. Ripple counter is one of the techniques for reducing the clock skew problem due to which the power consumption of the circuit can be reduced. This technique is used with encoder and decoder circuit in this paper for reducing the power consumption of the encoder and decoder. The connection between the...
The main challenge for a design engineer is not only to design a successful SoC with a well-structured and synthesizable RTL code but also to design it with efficient in energy and optimized in power consumption. The aim of the paper is to implement AMBA APB (advanced microcontroller bus architecture — advanced peripheral bus) Bridge with efficient deployment of system resources. For this, simulation...
A power optimized communication system is proposed in this paper with clock gating technique. The encoder decoder block and the converter circuits are designed using clock gating for power optimization without degrading the system performance. Unwanted switching activities can be much reduced by using clock gating techniques and power saving can be done. Negative latch has been used to generate the...
In today's era AMBA (advanced microcontroller bus architecture) specifications have gone far beyond the Microcontrollers. In this paper, AMBA (Advanced Microcontroller Bus Architecture) ASB APB (Advanced system bus — Advanced Peripheral Bus) is implemented. The goal of the proposed paper is to synthesis, simulate complex interface between AMBA ASB and APB. The methodology adopted for the proposed...
In this paper a clock gated 8B/10B encoder and 10B/8B decoder circuit is implemented. In this we design the encoder decoder circuit with gated clock as it optimized the power without degrading the performance of the circuits. The technology used in this paper is gated clock circuit using negative latch. This gated clock then used to control the encoder and decoder circuit. The RTL view of encoder...
In this paper an 8B/10B encoder and 10B/8B decoder is implemented which are widely used in high speed applications. In this paper we have used NAND/NOR gate instead of AND/OR gate used in earlier work. We calculated on-chip and hierarchy power for two frequencies (i.e. 20 MHz and 200 MHz) for both encoder and decoder using AND/OR gate and encoder and decoder using NAND/NOR gate. Using NAND/NOR gate...
In this paper, one of AMBA (Advanced Microcontroller Bus Architecture) known as AMBA APB (Advanced Peripheral Bus) is designed which provides minimum power consumption and low bandwidth. For this, an APB Bridge with Reset Controller design has been implemented in Verilog language. Reset controller introduces a reset signal BnRES during Power-on Reset (POReset) conditions so that propagation of metastable...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.