The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The aim of the present work is to develop and realize an appropriate switching scheme for different levels of multi-level inverter (MLI) with an intention to reduce the level of harmonics. Selective harmonic elimination pulse-width modulation (SHEPWM) switching scheme is implemented using field programmable gate array (FPGA) which is an effective digital controller for power electronic applications...
Video technology is changing rapidly due to the advancement in the sensor technology, transmission bandwidth, higher storage capability and availability of high resolution displays. Conventional video systems are being replaced by intelligent video systems to cater for automatic handling of the specific tasks and availability of high-volume data due to network of sensors. These intelligent video systems...
This study work is basically aimed at designing and testing of hardware module to perform inversion operation of a matrix in a small time. Here, an approach is made for calculating 3×3 matrix inverse. There are many mathematical methods available for performing matrix inversion and out of them a suitable method, like Adjoint Matrix Method is selected by analysing the computational requirements. The...
This paper presents design and implementation of a data acquisition system (DAS) in field programmable gate arrays (FPGA) using system on chip (SoC) methodology. To ensure the reliability of data being transmitted over the channel, a suitable framing interface along with error detection is proposed and interfaced with Xilinx Aurora IP core. The proposed DAS is capable of transmitting the data @ 1...
The spatial and temporal non-uniformities in infrared focal plane array (IRFPA), which is called as fixed pattern noise, results a slowly varying pattern on the thermal image thus degrading the resolving capabilities of thermal imaging system considerably. An adaptive filter based technique is presented to correct fixed pattern noise. This method uses kalman filter and corrects both the additive and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.