The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The increasing need for better performance, protection, and reliability in shipboard power distribution systems, and the increasing availability of power semiconductors is generating the potential for solid state circuit breakers to replace traditional electromechanical circuit breakers. This paper reviews various solid state circuit breaker topologies that are suitable for low and medium voltage...
In this paper an analysis and implementation of a voltage source multi-level multi-channel interleaved ac/dc converter structure is presented. The primary application is on grid-tie converters to interface renewable energy sources, energy storage devices and VAR Compensators. The multilevel structure ensures reaching higher voltage levels and the parallel interleaved approach allows for reaching higher...
The paper presented a new energy storage device based on low-voltage (12.8V) Li-ion battery pack with an embedded DC-DC converter. The batteries and converter are packaged together. The integrated battery pack can be directly connected to high-voltage (400V) DC grid, enabling a modular approach for battery energy storage systems.
Interconnection plays an important role in performance and power of CMP designs using deep sub-micron technology. The network-on-chip (NoCs) has been proposed as a scalable and high-bandwidth fabric for interconnect design. The advent of the 3D technology has provided further opportunity to reduce on-chip communication delay. However, the design of the 3D NoC topologies has important distinctions...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.