The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a novel power system module (PSM) is developed by integrating the vertical input capacitor inside the package. Comparing with the traditional PSM, the novel PSM has better electrical performance with less parasitic inductance and switching loss, due to a small loop from the input capacitor to the MOSFETs. A comprehensive modeling study is carried out to assess the assembly stress, thermal...
In this paper, a comprehensive modeling is carried out to investigate the dynamic behaviors of WL-CSP subjected to both flat and vertical drop impacts. The non-linear dynamic properties include solder, Cu pad and the metal stacking under the UBM. Both of the JEDEC standard flat drop test and the vertical drop test modeling for different solder bump height are studied. The results showed that, in the...
Transient responses of 3D stacked-die package with through silicon via (TSV) structure under board level drop test load following the JEDEC standard are investigated using the Input-G finite element simulation method. In order to reduce the finite element mesh size the stacked-die package under investigation is modeled with details while the others are simplified as blocks with equivalent material...
A dynamic substructural method (DSM) is developed to simulate the board level drop test of a wafer level chip scale package (WL-CSP). Parametric study on package location at the test board, printed circuit board (PCB) thickness and WL-CSP package thickness is conducted in the board level drop test simulations. The peeling stress and first principle stress of the solder joints are checked and discussed...
This paper proposes a new prediction method for electromigration (EM) induced void generation of solder bumps in a wafer level chip scale package. The methodology is developed based on discretized weighted residual method in a user-defined finite element analysis framework to solve the local ME governing equation with the variable of atomic concentration. The local solution of atomic concentration...
With the current trend of less expensive, faster, and better electronic products, it has become increasingly important to evaluate the IC package and system performance early in the design stage using simulation tools. For the solder joint subjected to cyclic stresses generated during the thermal cycling, its reliability depends on its resistance to creep and fatigue. The approach for simulation in...
This paper proposes a new prediction method for electromigration induced void generation of solder bumps in a wafer level chip scale package (WL-CSP). The methodology is developed based on discretized residual weight method (RWM) in a user-defined finite element analysis (FEA) framework to solve the local electromigration governing equation with the variable of atomic concentration. The local solution...
This paper proposes a parametric simulation plan for UBM geometry with different UBM rim angles, diameters and thicknesses. The parameter plan for the solder bump with different heights and diameters, and different shapes is also investigated. The goal of this study is to understand the impact of the die shrinkage on solder joint reliability under electromigration failure, and to optimize the UBM...
An enhanced finite element modeling methodology based on commercial software ANSYS Multi-physics and FORTRAN code is developed for the simulation of electromigration. The electronic migration formulation taking into account the effects of the atomic concentration gradient (ACG) has been developed to show the difference in the electromigration (EM) failure mechanisms. An improved algorithm of total...
A series of impact tests for Pb-free solder material 95.7Sn3.8Ag0.5Cu are performed with a wide range of strain rates to get the valid dynamic model parameters input for modeling. By using a split Hopkinson pressure bar (SHPB) experimental system, dynamic stress-strain characteristics data of 95.7Sn3.8Ag0.5Cu are measured. Comparison of the dynamic test data with the quasi-static test data shows that...
This paper studies the numerical simulation method for electromigration in the solder joint of a chip scale package. The three dimensional electromigration finite element model for solder joint reliability is developed. Numerical experiments are carried out to obtain the electrical, thermal and stress fields with the migration failure under high current density loads. The indirect coupled analysis...
A series of tensile tests for Pb-free solder material 95.7Sn3.8Ag0.5Cu have been conducted under a wide range of temperatures and constant strain rates to obtain the required data for fitting the material parameters of Anand model. Based on these test results, empirical equations of the tensile strength, elastic modulus and yield stress are fitted as the functions of temperature. It is found that...
Handheld electronic products are more prone to being dropped during their lifetime of use. Therefore, the reliability performance of these products during a drop impact has become a concern. Although a new board level test method has been standardized through JEDEC (JESD22-B111). characterization tests are usually expensive and time consuming to complete. In order to reduce costs and the design cycle,...
This paper studies the numerical simulation method for electromigration in IC device and solder joint in a package under the combination of high current density, thermal load and mechanical load. The three dimensional electromigration finite element model for IC device/interconnects and solder joint reliability are developed and tested. Numerical experiment is carried out to obtain the electrical,...
A series of tensile tests for pb-free solder material 95.5Sn4.0Ag0.5Cu are conducted under a wide range of temperatures and constant strain rates to obtain the required data for fitting the material parameters of the Anand model. Based on these test results, empirical equations of the tensile strength, elastic modulus and yield stress are fitted as a functions of temperature. It is found that the...
Moisture induced die surface metal layer corrosion is a critical reliability problem which may cause eletrical failures. In this paper, the impact of solder overflow and moisture absorption of mold compound on the die surface metal layer are investigated through modeling work. Comprehensive analysis of the modeling and simulation results for die surface metal layer moisture concentration is presented...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.