The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 1.25-/10.3-Gbit/s parallel-type dual-rate burst-mode receiver with a burst-mode bit-rate discrimination circuit (B-BDC) for coexisting systems is demonstrated. The settling time including B-BDC is less than 250 ns for burst inputs with extremely different powers.
An ac-coupled burst-mode receiver for 10-Gbit/s class PON systems has been developed by using a novel baseline-wander common-mode-rejection and inverted distortion technique. We achieved a settling time of less than 150 ns and a receiver sensitivity of -29.8 dBm at a bit error rate of 10-3. This is the fastest value of any reported ac-coupled average-detection type burst-mode receiver for a 231-1...
This paper describes a design tehnique for wide-band amplifier modules that operate from dc to millimeter wave frequencies. In the design, finite-difference time-domain electromagnetic simulations are employed to analyze the electrical performance of the package structure as well as to verify the IC and module performance. Based on this design, two types of modules, a single-chip and a multi-chip...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.