The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Randomized modulation schemes are often employed in single-phase switched-mode DC-DC converters, but they generally have a high output ripple noise voltage, and are yet to find applications in low-harmonics low-noise multi-phase converters. The modulation scheme of these multi-phase converters is usually the conventional Pulse Width Modulation scheme (PWM) that exhibit undesirable high switching-frequency...
We propose a novel high-rate low-power hybrid window analog-to-digital converter (HWADC) for monolithic digitally-controlled switched-mode dc-dc converters. Conventional Window ADCs are generally based on either voltage-controlled delay lines or ring oscillators. These ADCs usually have a small window size (input voltage range) and a low sampling rate (<10 MHz) in order to reduce the required IC...
We propose a novel Variable-Delay Window ADC (VDWADC) design for digitally-controlled switched-mode dc-dc converters. In conventional Window ADCs based on the voltage-controlled delay line, the input voltage supplies the delay line. Thus, the conversion speed slows down when the input voltage decreases. The VDWADC is based on delay lines whose supply voltages are independent of the supply voltage...
We present an output stage design for high switching frequency DC-DC converters. The output stage comprises level-shifters, gate drivers, and power transistors. Gate drivers designed with the low voltage-swing method are evaluated against the standard full voltage-swing. Based on the simulation results, the gate drivers with the full voltage-swing results in higher power-efficiency and correspondingly,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.