The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a 40–50 GHz power amplifier (PA) with flat gain response using TSMC 90 nm CMOS technology. The PA is a three-stage design with a first stage single-ended amplifier to drive a two stage balanced amplifier. Cascode configuration is employed in each stage to provide high small-signal gain. A gain-boosting technique is introduced in the cascode configuration of the PA to extend high-frequency...
In this letter, a low-impedance substrate integrated waveguide (SIW) bias line is proposed to suppress second and third harmonics in power amplifier. Such a bias line consists of a 4 low-impedance microstrip line and a shorted SIW that can operate as a radio frequency block and suppress any harmonic signals from entering the dc source. Since the frequency of the second harmonic components is lower...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.