The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A novel 14-bit digitally controlled ring oscillator is designed in 0.18 µm CMOS technology. Sub-feedback technique is used to increase the output frequency that produces stable oscillation with even number of stages. Frequency can be tuned from 674 MHz to 4 GHz. Phase noise at 4 GHz carrier frequency and 4 MHz offset is −119.4dBc/Hz. Figure of Merit (FoM) calculated is 156 dBc/Hz.
A novel low power 8-bit digitally controlled oscillator in 0.18 µm CMOS technology is designed and implemented. It consumes only 12.6 mW to oscillate at 3.44 GHz. Sub-feedback technique is used to produce stable quadrature output with even number of stages. Tuning frequency range is from 1.2 GHz to 3.44 GHz, i.e., it has tuning width of about 97%. Phase noise of −110.9 dBc/Hz is achieved at 3.44 GHz...
Design and implementation of a CMOS multiphase 10b digitally controlled oscillator (DCO) in ring topology that employs fraction-based series to optimize the transistors size, are presented. One of the advantages of using fraction-based series is that it can reduce the power consumption compared to the binary series without any cost of tuning range and phase noise. The proposed DCO, which was implemented...
A 14-bit digitally controlled ring oscillator (DCO) with operating frequency up to 1 GHz in 0.18 µm CMOS technology is designed. The design used digital control to obtain higher output voltage swing and to get lower flicker noise compared to the analog counterpart. To make the oscillator oscillate and to get stable quadrature output in the even number of stages, feed-forward technique is used. Designed...
This paper presents the design and implementation of a quadrature voltage-controlled ring oscillator with the improved figure of merit (FOM) using the four single-ended inverter topology. A new topology to prevent the latch-up in single ended ring oscillators is proposed. The design is implemented in 0.18 μm CMOS technology and the measurement results show a FOM of -163.8 dBc/Hz with the phase noise...
This paper presents a simple architecture for 8-bit digital controlled oscillator (DCO) on 3-stages ring topology in TSMC 0.18 um CMOS technology. A new schematic of tristate inverter is also proposed. The proposed tristate inverter has higher switching speed and low power consumption as compared to conventional one. The control digit changes the driving current that provides large tuning range from...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.