The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Time interleaved sigma-delta converter is a potential candidate for multi-mode wideband analog to digital (A/D) converters dedicated for multistandard receivers. However, the interpolation by zeros recquired to compress the useful signal bandwidth at the input of the sigma-delta modulator imposes constraints on the implementation of the analog part leading to a very large die area due to the high...
This paper deals with dynamic latch hysterisys and its effects on ΣΔ modulators. It sheds light on the difference between its impact on low pass and high pass modulators. It also presents a technique to reduce its effect on low pass ΣΔ modulators. This technique was tested using a 2nd order feed forward ΣΔ modulator. The employed dynamic latch was designed in a 1.2 V 65 nm CMOS technology. It has...
A four-channel time-interleaved SigmaDelta analog-to-digital-converter for EDGE/UMTS/WLAN tri-mode zero-IF receiver is presented. The number of time-interleaved channels, the clock rate and the order of the modulators are programmable. The former adapts the conversion bandwidth to the selected standard while the two last are set to reach dynamic range specifications. Each channel uses a Global Multi-Stage...
Digital processing in Time Interleaved High-Pass Sigma-Delta (TIHPSigmaDelta) Analog to Digital Converter (ADC) remains a bottleneck to realize high performances data converters. This paper proposes a new digital filter architecture which use comb-filter cells. Comparing to existing solutions, our circuit reduces considerably complexity and power consumption of the digital post-filtering at the back...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.