The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Optimization of power and speed is the most crucial issue for any low-voltage, low-power design. In this paper an Energy Efficient, Robust 18 Transistor (18T) 1-bit Full Adder (FA) cell, modified with the concept of Mixed Threshold Voltage (MVT) scheme, is reported. The entire design is done in 45nm technology, and compared to the conventional one, a considerable amount of reduction in the Average...
A full adder circuit is one of the basic building blocks of a digital design. In general it is made by CMOS technology. In the CMOS technology the full adder is built by 28 transistors. So, the transistor count is very high. The average power consumption, leakage power consumption and delay is very high. In this paper we made a new circuit which is made by mainly the transmission gate (TG) technology...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.